1

Directly fecthing last level PTEs to accelerate virtual to physical address translation

With terabyte-scale memory capacity and memory-intensive workloads, memory translation has become a major performance bottleneck. Many novel hardware schemes are developed to speed up memory translation, but few are experimented with commodity OSes. …

Use compiler and runtime in kernel to replace paging for virtual address translation