Designed a hardware-neutral, extensible framework with minimal overhead that supports diverse memory translation schemes
Developed a CXL-driven hot-page and hot-word profiling solution
Directly fecthing last level PTEs to accelerate virtual to physical address translation
Use compiler and runtime in kernel to replace paging for virtual address translation